Figure 6-3. Master Clock PLL and Routing Buffers
All buffer inputs are 5.5V tolerant,
independent of supply voltage.
Mas t e r Cl ock Rout i ng
To Serial Header
From Serial Header
C49
0.1uF
X5R
R18 0
R20 0
R57 0
R58 0
C51
0.1uF
X5R
R66 0
R71 0
R72 0
R73
0
R127
10K
R128
10K
R129
10K
R130
10K
R67 0
NO POP
R26 0
NO POP
R65 22.1
R99 22.1
R97 22.1
R167 22.12
A1
1
OE
5
A2
7
OE
6
Y1
3
Y2
8
VCC
4
GND
U28
NC7WZ241K8X
2
A1
1
OE
5
A2
7
OE
6
Y1
3
Y2
8
VCC
4
GND
U4
NC7WZ241K8X
+1.8V
HDR_MCLK_IN_EN
[5]
VA
PLL_MCLK_EN[5]
CS53L30-1.MCLK [2]
PLL.CLK_OUT1[3]
+1.8V
VA
PLL.CLK_OUT2[3]
PLL_MCLK_OUT_EN[5]
HDR_MCLK_OUT_EN
[5]
MCLK_OUT [4]
MCLK_IN[4]
CS53L30-2.MCLK [2]
CS8406.OMCK [4]
Comentários a estes Manuais